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ABSTRACT

HIGH-SPEED DATA ACQUISITION AND FPGA DETECTED
PULSE BLANKING SYSTEM FOR INTERFERENCE
MITIGATION IN RADIO ASTRONOMY

Micah A. Lillrose
Department of Electrical and Computer Engineering
Master of Science

Radio astronomy is the discipline dedicated to the study of celestial emissions
in the radio band from a few MHz to 300 GHz. In recent years, spurious emissions from man-made devices that operate at these frequencies have made detection
of astronomical signals difficult. These harmful RF transmissions are called radio
frequency interference (RFI).
One strategy to remove RFI is to apply spatial filtering using an array antenna.
This thesis documents the development of a high-speed data acquisition system used
to record data from 7- and 19-element phased array feeds. The system supports
synchronous sampling over all channels and streams data to disk allowing spatial
filtering to be applied in post-processing.
The development of a time blanking RFI mitigation system was also developed as part of this thesis. Time blanking is a strategy to remove radar interference
by blanking the time intervals corrupted by radar transmissions. The two blanking

strategies are time window blanking and detected pulse blanking. This thesis documents the design and implementation of a detected pulse blanking system built using
FPGAs. The system employs complex signal processing techniques to detect and excise radar transmissions in real time. This FPGA RFI mitigation system is the first
to use a matched filter in pulse detection. Successful radio frequency interference mitigation is demonstrated by removing simulated radar interference from a sinusoidal
tone.
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Chapter 1
Introduction
1.1

Radio Astronomy and RFI
Since the time of Galileo astronomers have used optical telescopes to study

the sky by observing the light emitted by astronomical sources. In the last century,
however, scientists have learned that these sources emit much more electromagnetic
radiation than that within the visible spectrum. This discovery was made by Bell
Labs physicist Karl Jansky who detected cosmic radio noise coming from the center of
the Milky Way Galaxy in 1932. Since his discovery instruments have been designed
to measure astronomical radiation throughout the electromagnetic spectrum. Of
particular interest is the radio spectrum because these frequencies pass through the
atmosphere largely unattenuated. The discipline dedicated to the study of these
frequencies is called radio astronomy.
The cosmic signals measured by radio astronomers range in frequency from
about 10 MHz to 300 GHz. Radio telescopes designed to measure these signals must
be extremely sensitive because the great distances traveled by the signals introduce
a spreading loss leaving them far beneath the noise floor. As a further complication, many man-made devices operate within this frequency range including wireless
communication devices, aircraft radar, and GPS satellite systems. These interfering
signals are much stronger than the astronomical signals of interest making detection
difficult. The radio frequency interference (RFI) generated by an increasing number
of RF devices presents a great challenge to radio astronomy.
Several steps have been taken to reduce RFI in radio astronomy observations.
The International Telecommunications Union (ITU) has designated radio astronomy
bands with limits on transmission power levels. Despite these regulations, many
1

satellites down links continue to corrupt the RA bands. For example, transmissions
from the Russian global navigation satellite system (GLONASS) overlap a protected
RA band at 1612 MHz, the spectral emission of hydroxyl (OH) ions. Further, many
sources of interest to astronomers are outside the protected bands. Another measure
taken by the Federal Communications Commission (FCC) to reduce interference is
the establishment of radio quiet zones. However, even these areas are not free of
interference from satellites. These factors, combined with the increased sensitivity
of the new generation of radio telescopes, require that further measures be taken to
reduce RFI.
Radio astronomy observatories throughout the world are currently researching various RFI mitigation algorithms. The National Radio Astronomy Observatory
(NRAO) has done work in the areas of time-blanking, cancellation using a reference
antenna, and parametric modeling (subtraction by exploiting known characteristics
of the interfering signal). Other observatories actively involved in RFI mitigation research include the Netherlands Foundations for Research in Astronomy (NFRA) the
Australia Telescope National Facility (ATNF), and the MIT Haystack Observatory
among others. Research is also in progress for RFI mitigation techniques for two observatories currently under development, the Square Kilometer Array and the Allen
Telescope Array.
The BYU radio astronomy research group has been actively involved in RFI
mitigation research over the past five years. An adaptive cancellation algorithm has
been employed to mitigate RFI in real time by using a reference antenna for interference subtraction [1]. A detection-based time blanking algorithm has successfully
removed radar interference from a data set recorded at Green Bank, West Virginia
[2]. Spatial filtering using a 7-element focal-plane array has been used to mitigate
RFI [3].
Research efforts at BYU have also been dedicated to developing the hardware
and software necessary to conduct RFI mitigation experiments. A four-element array
of 3-meter parabolic reflector antennas was built for synthesis imaging and RFI experimentation [4]. Seven-element and nineteen-element focal-plane arrays have been
2

developed for RFI mitigation using beamforming [3]. A two-stage receiver system
was designed and built for use with the focal-plane arrays [5] [3]. A 16-channel, highspeed data acquisition system was also developed for use with focal-plane arrays, and
a time-blanking RFI mitigation system was designed and built to run in real time
using a Field Programmable Gate Array (FPGA).
1.2

Thesis Contributions
The first contribution of this thesis was the development of the high-speed data

acquisition system used with the synthesis imaging array and for the RFI mitigation
experiments with the focal-plane arrays. The system supports synchronous sampling
over 16 channels (which was later expanded to 20) and streams the data to a high
performance RAID drive. This system served as the data acquisition system for all
of the RFI mitigation experiments with the 7-element array and is currently being
used for experiments with the 19-element array.
The primary contribution of this thesis was the implementation of a detectionbased time blanking algorithm in real time using FPGAs. The system is designed to
detect and blank high-power RF pulses like those generated by aircraft surveillance
radars by monitoring the power in the received signal. If the power exceeds a threshold
value, the time blanker stuffs zeros in the data samples most likely corrupted by the
pulse. The development of this system provides the radio astronomy community with
a tool to excise impulsive interference with unknown timing such as radar reflections
from aircraft. The system also benefits the RFI mitigation group at BYU by providing
a new tool for implementing mitigation strategies (FPGA RFI mitigation has not
previously been demonstrated at BYU). Further, the system provides a new a new
avenue for data acquisition with ten times the sampling bandwidth of the current
system

3

1.3

Thesis Organization
The organization of this thesis is as follows.
Chapter 2, Background, discusses previous work in RFI mitigation and pro-

vides background required for the chapters that follow.
Chapter 3, Data Acquisition System, discusses the design and development of
the high-speed data acquisition system.
Chapter 4, FPGA RFI Mitigation, describes the specifications, system design,
and implementation details of the real time FPGA time blanking RFI mitigation
system.
Chapter 5, Conclusions and Future Work, summarizes the main results of the
thesis and makes recommendations for future work with the data acquisition and
FPGA systems.

4

Chapter 2
RFI Mitigation Methods
This chapter introduces radio frequency interference and outlines several methods currently used to suppress RFI. Special attention is given to time blanking RFI
mitigation algorithms as a detected pulse blanking system is implemented as part of
this thesis.
2.1

Radio Frequency Interference
Radio astronomers learn valuable information about the universe by observing

the emitted electromagnetic spectra generated by physical processes and materials
within the radio band. These frequencies are of particular interest because they
pass through the atmosphere largely attenuated and provide a clearer picture of the
universe than could be obtained with optical frequencies alone. Because cosmic signals
are so faint, radio telescopes have become the most sensitive radio receivers in the
world. A typical received signal has an SNR from -30 dB to -60 dB. The sensitivity of
radio telescopes makes them susceptible to any spurious radio frequency (RF) signals.
Unfortunately, many man-made devices also operate within the radio band.
The signals generated by these devices are millions of times stronger than the radio
signals-of-interest (SOI). In the presence of these interfering signals, detection of the
astronomical SOI is nearly impossible. This problem has to the development of several
methods for interference suppression. This chapter will briefly survey the different
RFI mitigation methodologies currently in use.
One important point to note is that there is no universal interference mitigation
algorithm. Interfering sources may be broadband, narrowband, or impulsive such as
a sweeping radar. Further, the radio telescope being used and the observation type
5

combine to create a unique RFI scenario. All of these variables must be taken into
consideration before the best RFI suppressing system may be determined.
2.2

RFI Mitigation Methodologies
Research in RFI mitigation has led to the development of several mitigation

algorithms. These methods may be divided into five categories: frequency rejection,
parametric modeling, adaptive cancellation, spatial filtering using multi-antenna systems, and time blanking.
2.2.1

Frequency Rejection
If the interfering signal is narrow band, frequency rejection can be used to

excise the corrupted bands in a given observation [6]. This can be done by dividing
the receiver bandwidth into many channels using a filterbank. The corrupted channels
can then be suppressed.
This type of RFI suppression can only be applied if the signal of interest is
outside the corrupted bands. If a spectral line of interest lies within the band of a
corrupted channel it will be suppressed along with the RFI.
2.2.2

Parametric Signal Estimation and Subtraction
Another approach to remove RFI is by applying filtering techniques to estimate

the parameters of the interfering signal. This estimate can then be subtracted from
the received signal to obtain the interference-free signal. The corrupted signal at the
output of the receiver is given by

xr (t) = x(t) + xRF I (t)

(2.1)

where xr (t) is the received signal, xRF I (t) is the interfering signal, and x(t) is the
uncorrupted signal-of-interest. Using one of several filtering techniques (Wiener fil-

6

Figure 2.1: This figure illustrates an RFI mitigation scenario in which an auxiliary
antenna is used to obtain an estimate of the interfering signal xAr (t). This estimate is
subtracted from the main received signal xM r (t) to obtain the interference-free signal
x(t).

tering, parametric identification, spline-smoothing, etc), an estimate of the interfering
signal xRF I (t) can be obtained [6]. This estimate can then be used to obtain x(t) using
x(t) = xr (t) − xRF I (t).

(2.2)

Interference mitigation by parametric modeling is demonstrated by Ellingson
[7]. In this study a parametric model for the interfering signal of a GLONASS satellite
is derived. This model is then used to derive the signal characteristics for each
data block including complex amplitude, phase code, and Doppler frequency. These
characteristics are then used to construct the interfering waveform. This waveform is
then subtraction from the received signal to obtain the signal-of-interest x(t).
2.2.3

Adaptive Cancellation
A variation this method called adaptive noise cancellation [6] involves using

an auxiliary antenna to obtain the estimate of the interfering signal xRF I (t). This
scenario is depicted in Figure 2.1. The main antenna receives the signal xM r (t) =
7

x(t) + xRF I1 (t) and the auxiliary antenna receives xAr (t) = xRF I2 (t). The RFI signal
seen by the auxiliary antenna is offset in phase and amplitude from the RFI signal
seen by the main antenna because of different propagation paths and different radio
receivers. The signal-of-interest is obtained using

x(t) = xM r (t) − xAr (t).

(2.3)

An adaptive filter is used to adjust the RFI signal in the reference channel such that
the error e = xRF I1 − xRF I2 goes to zero. RFI mitigation using reference channels is
demonstrated in [8], [6], and [9].
2.2.4

Spatial Filtering
Another RFI mitigation strategy is to apply spatial filtering to minimize the

beam response of an array antenna in the direction of an interferer while maintaining
high sensitivity in the direction of interest. This is accomplished by means of a
beamformer. In simple terms, a beamformer is an algorithm that combines spatial
samples of a signal from different antenna elements to produce an array response with
high gain in the direction of the signal of interest while minimizing interference and
noise from other directions. It should be noted that algorithms of this type generally
assume interfering signals are localized in space. Though spatial filtering techniques
may be applied to a radio telescope array in a variety of ways, this treatment will
discuss spatial filtering using a focal plane phased array feed.
Significant work in RFI mitigation using focal plane arrays (FPAs) has already
been completed at BYU. Chad Hansen, a MS EE student who graduated in 2004,
developed code to simulate 7- and 19-element phased array feeds mounted on a dish
antenna. The purpose of these codes was to determine whether phased array feeds
could be used to obtain higher sensitivity at L-band (1600 MHz) than that obtained by
a circular waveguide feed, the standard feed used on most radio telescopes. Results of
the simulations showed that on a 25 m dish a 7-element array could achieve sensitivity
0.002 Jy−1 higher than that obtained with a waveguide feed. He also concluded
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that array feeds achieved highest sensitivity when mounted in the focal plane. An
investigation of the affect of beamscanning on sensitivity revealed that the main bean
of the 7-element array could be steered 0.5 degrees with no change in sensitivity.
Hansen’s work was also the first to provide evidence to support the feasibility
of RFI mitigation using a phased array feed. Simulations were performed with both a
7-element and 19-element array for various interference scenarios. The results showed
that with a 19-element array high sensitivity could be maintained in the presence of
a moving interferer.
A natural follow up to Hansen’s work was the prototyping and experimental
characterization of a 7-element array feed. This project was undertaken by James
Nagel in his Master’s thesis work. The array consisted of 7 balun-fed thickened
dipoles mounted above a ground plane with a spacing of 0.6λ between elements. This
spacing was chosen to reduce the effects of mutual coupling. The center frequency of
the elements was chosen to be 1600 MHz.
RFI mitigation was demonstrated by mounting the array feed on a 3 m dish
and recording observations simulating different interference scenarios. These scenarios
included a weak signal of interest with a strong interferer (stationary interferer) and
a weak signal in the presence of a moving interferer. In each case the max-SINR
beamformer was used to successfully mitigate the interfering signals.
One point of note was that a strong interferer was easier to remove from a
given observation than an interferer comparable in strength to the signal of interest.
This indicates that the beamformer algorithm with the best performance may vary for
different signal/interference scenarios. To investigate this further, Nagel performed a
comparison between different common beamforming algorithms. The results of this
analysis can be found in [3].
The next step in spatial filtering research at BYU is the development of a
19-element array to be used for RFI mitigation experiments at Green Bank, WV.
Experiments will be conducted using the 19-element array that were conducted with
the 7-element array. A picture of the prototype 19-element array built at BYU is
shown in Figure 2.2. The array will undergo testing during the summer of 2007, after
9

Figure 2.2: The prototype 19-element array built at BYU for RFI mitigation research
using beamforming.

which it will be installed and tested on a 20 m dish operated by the NRAO in Green
Bank. The NRAO tests are anticipated in October of 2007.
2.2.5

Time Blanking
Time blanking is a method of RFI suppression that is especially effective when

the interfering signals are short impulse-like spikes like those produced by aircraft
surveillance radar. Two blanking approaches are time window blanking and detected
pulse blanking [2]. Time window blanking exploits known timing characteristics of
the interferer to excise corrupted time windows. For example, the interference from
an aircraft radar that transmits a 2 µs pulse every 5 ms may be mitigated by blanking
2 µs of the incoming data on a 5 ms time schedule. Detected pulse blanking, on the
other hand, is used to remove interference with unknown timing. An example of this
type of interference is a radar echo reflected from an aircraft. As the name suggests,
detection blanking relies on a detection algorithm to determine whether blanking
should occur. One advantage of this method is that it allows more integration time

10

because blanking only occurs in the presence of a pulse. In time window blanking,
sometimes windows are excised that contain no interference.
It should be noted that blanking methods only work well for intermittent RFI
of short duration. As the duty-cycle of a cyclic interferer increases, the performance
of time blanking RFI mitigation methods break down because of the increasing percentage data samples that are blanked.
Zhang et al. [10] combined time window blanking and detected pulse blanking
to eliminate radar interference from a data set recorded at Green Bank, West Virginia. The algorithm searched for radar pulses only in time intervals expected to be
corrupted by an interfering radar signal. The corrupted samples were blanked, but
the rest of the samples within the examined time windows were left intact. 98% of
the original data record was preserved. However, no attempt was made to remove
radar interference outside the selected time windows.
Work by Dong [2] combined detected pulse blanking with a Kalman tracker
to increase the performance of a time blanking system. In this work a new Bayesian
algorithm was developed that combines detection blanking with a Kalman filter to
locate and excise weaker, undetected pulses in the data record.
A FPGA-based, real time time blanking RFI mitigation system was implemented by Ellingson [11]. An asynchronous pulse blanker (APB) performs detection
blanking on digitized RF data on a sample-by-sample basis. The APB maintains a
running average of the mean and standard deviation of each sample. If any particular
sample is more than a given number of standard deviations above the mean, blanking
is triggered for a set number of samples before and after the detection. Ellionson
notes that an improvement to the system would be the use of a matched filter in
pulse detection.
As the development of a FPGA time blanking system constitutes the major
contribution of this thesis, further details regarding the operation and implementation
of a detected pulse blanker will be presented where appropriate in later sections of
this thesis.
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Chapter 3
Data Acquisition System
A key element in the research for this thesis was the development of a custom,
high-speed data acquisition (DAQ) system to be used for RFI mitigation experiments
using an array feed and for data collection with the synthesis imaging array. The
development of this system was especially important because its performance defined
the final intermediate frequency (IF) bandwidth of the receivers used with both arrays.
The key parameters in the design of the data acquisition system were resolution and
dynamic range, number of input channels, and bandwidth.
Most data acquisition systems used in radio astronomy sample with a small
resolution. Sampling using three or four bits of digitization is typical of most radio
telescopes. However, for interference mitigation high resolution over a large dynamic
range is required. This is because the interfering signals can be much larger in amplitude than the cosmic signals of interest. The RFI mitigation needs of the project
required data samples to be at least 8 bits long.
Another important parameter of the data acquisition system was the number
of input channels. The system was designed to support RFI mitigation experiments
using a 7-element array feed with a capability to expand to 20 in the future. This
required that the system sample at least 7 analog input channels and be scalable so
more channels could be added later.
The last major design parameter of the system was the sampling rate. The
sampling rate of any system is defined by the frequency of the signals to be recorded.
The data acquisition system was designed to record L-band spectral line emissions
mixed down to about 1 MHz by the two-stage RF receiver system [3]. According to
the Nyquist sampling theorem, proper reconstruction of a signal requires sampling
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at twice its highest frequency. This required that the DAQ system support sampling
rates of at least 2 MSPS.
3.1

System Requirements
Based upon the previous discussion, the requirements identified for the data

acquisition system were the following:
• Sample 16 analog input channels with capability to expand to 20
• Support synchronous sampling over all channels
• Support sustained stream-to-disk sampling on 16 channels at 2.5 MSPS
• Digitize samples using 12 bits
After the DAQ system was built and operational, the decision was made to
use 3.125 MHz as the final IF instead of 1 MHz as had been expected. According to
Nyquist, the sampling rate required for proper recovery of a 3.125 MHz signal is 6.25
MSPS. Unfortunately, the DAQ was not capable of supporting sustained sampling of
16 channels at this speed. Therefore, baseband subsampling was used to undersample
the signal at 2.5 MSPS without giving up any information. This is made possible
because 3.125 MHz IF signal lies in the center of the third Nyquist zone which ranges
from 2.5 to 3.75 MHz.
The data acquisition system used the following components to meet the required specifications:
• A/D cards to sample the data
• A high-speed hard drive system
• A computer to write the data to disk
• Custom software to run the system at the required speed
Each of these elements will now be discussed in detail.
3.2

A/D Cards
The A/D cards available for the project were National Instruments (NI) PCI-

6115 S-series boards. A picture of one of the cards used in the DAQ is shown in
Figure 3.1. The maximum sample rate for the cards is 10 MSPS. Each card has four
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Figure 3.1: A PCI-6115 National Instruments data acquisition card.

12-bit analog input channels. The cards have a Real Time System Integration (RTSI)
bus that allows them all to be connected together using a RTSI cable. This cable is
used to route timing signals between the cards allowing them to support synchronous
sampling across all channels, a requirement for radio astronomy RFI mitigation. All
of the cards in the DAQ were connected using a RTSI cable for synchronous sampling.
A picture of five DAQ cards connected for synchronous sampling with the RTSI cable
is shown in Figure 3.2.
Through the course of the project a problem was encountered with the cards.
Though rated to sample at 10 MSPS, when connected for synchronized sampling,
the cards could only run at speeds below 6.67 MSPS. Any sample rate at or above
this speed would cause the system to crash. National Instrument’s Applications
Engineering department was contacted about the issue. Apparently they had no
documentation of a synchronized system being tested at these speeds. They built
a similar synchronized system and experienced the same system failure at speeds
at or above 6.67 MSPS. They identified the problem as a board issue and had us
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Figure 3.2: This picture shows 5 PCI-6115 DAQ cards connected for synchronous
sampling using the RTSI cable.

return them for an upgrade. Four months were spent trying to resolve this issues
with National Instruments. One board had to be sent back three times before it was
returned in working order.
3.3

Hard Drive System
Because radio astronomy requires long observation times, the hard drive sys-

tem for the DAQ needed to support continuous streaming to disk at the full sample
rate for extended periods of time. Acquiring data on sixteen channels at 2.5 MSPS
using 12-bit samples generates 57 MB of data per second which is more than most
hard drive systems support. The hard drives chosen for this project were Maxtor and
Seagate Ultra320 SCSI drives because their sustained data transfer rates meet the
required specification.
Initial tests run on the DAQ after it was built revealed that the hard drives
did not run at their rated data transfer rates continuously resulting in system failures.
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The measured stream-to-disk rate of the 73 GB 15,000 RPM drives was 59.6 MB/sec
which is over 15 MB/sec lower than its rated sustained data rate of 75 MB/sec.
Under non-ideal conditions the performance of drives dropped even lower. Several
tests were subsequently run to determine if connecting the drives in a redundant
array of independent disks (RAID) system would increase the maximum stream-todisk speed. It was discovered that connecting the drives in the highest performance
RAID configuration (RAID 0) provided a sufficient data rate for the project and a
RAID 0 drive was implemented in the system. The sustained data rate of the RAID
0 drive is 78.1 MB/sec.

Figure 3.3: Hard drive chassis of the Dell PowerEdge 2600. Each numbered bin is a
location for a SCSI hard drive. A RAID drive combines multiple individual drives to
create a larger “logical drive” recognized by the system.

The computer used for the DAQ houses six individual hard drives. Each
of these hard drives is assigned a container number by the RAID controller. The
container numbers assigned to each drive as seen from the front of the computer are
depicted in Figure 3.3 (the container numbers are important because in the case of
a drive failure it is important that the correct container is reinitialized in the RAID
controller). The RAID controller manages the drives in each container and divides
them into “logical drives” that are seen by the OS.
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The system is currently configured so that the OS sees three logical drives.
A picture showing the logical drives seen by the system and their positions in the
RAID containers is shown in Figure 3.3. Logical drive 1 is composed of a single hard
drive in RAID container 1. The hard drive is a 147 GB, 10,000 RPM SCSI Ultra320
manufactured by Maxtor. This drive has the OS and all of the software for running
the data acquisition system. The OS is installed on a drive other than the high-speed
RAID 0 drive to prevent a system crash in case of a drive failure in the RAID 0.
Logical drive 2 consists of a single hard drive in RAID container 4. This drive
is a 147 GB, 10,000 RPM SCSI Ultra320 manufactured by Seagate. This drive serves
as a system backup and data storage drive.
Logical drive 3 is composed of four hard drives in RAID containers 2, 3, 5,
and 6. This is the high-speed RAID 0 drive for data acquisition. Each of the hard
drives is a 73 GB, 15,000 RPM SCSI Ultra320 manufactured by Seagate or Maxtor.
Because logical drive 3 consists of four hard drives, the probability of a crash is four
times as likely. If one individual hard drive crashes, the whole logical drive fails
because in a RAID 0 there is no redundancy. In the process of building the system
one drive crashed and had to be replaced. A replacement was purchased along with
an additional drive to have on hand as a hot spare (sometimes when a drive fails it
can be reinitialized in the RAID controller or the Web-BIOS during the boot sequence
to fix the problem). All of the drives are under warranty and will be replaced free of
charge as long as the warranty contract is maintained.
It should be noted that a hardware RAID was used to implement the RAID
0 drive in the DAQ as opposed to a software RAID. A hardware RAID uses dedicated hardware to control the array as opposed to doing array control processing
using software. Both types were tested and the hardware RAID exhibited higher
performance.
3.4

Computer
The computer chosen for the data acquisition system was a Dell PowerEdge

2600 server. It has two Intel Xeon 3.06 GHz processors and 3.97 GB of RAM. This
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Figure 3.4: Hard drive system for the data acquisition system. The darker lines
denote the boundaries of the logical drives recognized by the system.

computer was chosen because its PCI bus data rate (132 MB/s) and SCSI hard
drive system support the high stream-to-disk throughput of this data acquisition
application.
3.5

Software
The software required to operate the data acquisition system includes the

operating system, a RAID controller, National Instrument’s Labview, and several
data acquisition virtual instruments (VIs). All of the data processing is done in
Matlab.
3.5.1

Operating System
The first question in the software development of the data acquisition system

was whether to use Linux or Windows as the OS. Originally Linux was chosen because
of its stability. However, lack of Linux software support for NI’s data acquisition cards,
the system was developed using Windows Server 2003.
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Figure 3.5: Server and breakout box used in the data acquisition system.

3.5.2

Raid Controller
As has previously been alluded to in this chapter, the hard drives in the data

acquisition system require a special RAID controller for operation. A RAID controller
is a device that manages the physical storage units in a RAID system and presents
them to the computer as logical disks. The RAID controller for this system is Dell’s
SCSI 320-2 Perc 4/Di. It must be installed during the installation of the OS.
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Figure 3.6: Enclosure that houses the data acquisition system and the receivers for
the phased array feed.

3.5.3

Acquisition Software
Both Labview and Matlab support data acquisition using NI’s PCI-6115 cards.

Because Matlab is the software package used for all the post processing on the acquired data, it seemed the natural choice for data acquisition as well. However, after
developing several data acquisition scripts in Matlab it was discovered that device
synchronization using the RTSI cable was not supported in Matlab. Consequently,
all of the data acquisition software development was done in Labview.
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Data Compression
Under normal operation Labview writes 12-bit data samples in 16-bit memory
registers. Essentially this means that 4 unnecessary bits are being stored for each
sample resulting in a 33% increase in stream-to-disk bandwidth. When acquiring
data in this mode at 2.5 MSPS the system often crashes because the RAID 0 drive
has difficulty keeping up with the inflated data throughput.
To allow for more efficient operation, Labview offers two data compression
options: lossy or lossless. Lossy compression allows the user to specify the number
of bits per sample and these samples are written contiguously in memory. Lossless
compression maintains full dynamic range with maximized stream-to-disk efficiency
by writing 12-bit samples to contiguous memory locations.
After running several tests at 2.5 MSPS revealing that the RAID 0 could
keep up with the throughput requirements when using lossy or lossless compression,
lossless compression was set as the standard compression mode because it maximizes
dynamic range.
One point that should be mentioned is that data written in a compressed
format must also be uncompressed before it may be processed. A further complication
is that Labview writes in big-endian and Windows and Matlab both operate in littleendian. Software to uncompress the data accounting for the endian differences was
developed in Labview, Matlab, and C.
Acquisition VIs
All the data acquisition VIs developed for the project (including both acquisition and uncompression) were based upon examples from the 7 1 compressed streaming.llb
library available on National Instruments’ website. The main VI for acquiring compressed data is AcquireData.vi. The GUI for this VI is shown in Figure 3.7. The
parameters input by the user include the number of channels, the voltage range, the
sample rate, the buffer size (in number of samples per channel), the write-block size
(number of samples per channel written to disk at a time), the compression settings,
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the name of the binary file to be written, and the acquisition time. Experimentation
found the optimum buffer and block sizes to be 10240000 and 6144 respectively.
Several variations of the AcquireData.vi were also developed for this project.
These include VIs to acquire on 8 and 20 channels and a VI that records intervals
of data over a given period of time to be used with the synthesis imaging array.
This VI allows the user to specify the number of intervals to acquire and the time to
wait between acquisitions. It records the start and acquisition time of each interval
and creates unique filenames for each acquisition. A variation of this VI computes
correlations of the acquired data in between acquisitions.
Because the data is compacted, it must be uncompressed before it may be read
and processed. The VI used to uncompress data is the U npackData.vi VI. The data
used in all of James Nagel’s experiments with the 7-element array was uncompressed
using this VI. However, because it runs very slowly, other code was developed in
Matlab and C to read compressed data. Currently all of the data taken with the data
acquisition system is read using the Matlab and C scripts.
It should be noted that the system is limited to a finite number of sample
rates when using an internal clock to trigger sampling. The allowed sampling rates
between 1 MSPS and 10 MSPS are given in Table 3.1. If an external clock is used,
the cards may be run at any speed.
3.5.4

C Correlator
Another code developed as part of this thesis was a script to compute an

estimate of the array autocorrelation matrix Rxx [n]. The array autocorrelation is a
statistical measure used in computing beamformer weights, synthesis imaging, and
other applications. Based upon a Matlab correlator code from Dr. Brian Jeffs, I
developed a C code to to compute correlations for an array of arbitrary size. The
code reads compressed data recorded with the Acquire Data.vi script.

23

Table 3.1: Sample rates available when using an internal clock. Units are in MSPS.

Sample Rates
1.000
1.100
1.250
1.333
1.429
1.539
1.667
1.818
2.000
2.222
2.500
2.857
3.333
4.000
5.000
6.667
10.000

3.6

Backup System
As a precautionary measure, a backup data acquisition system was developed

as part of this project. It was also built using a Dell PowerEdge 2600 server. After
undergoing a hardware RAID upgrade, the backup system is identical to the main
system. It houses two DAQ cards and is capable of acquiring data on 8 channels.
One difference between the main and backup systems is that the system drive is a 73
GB hard drives instead of a 147 GB drive like the main DAQ has.
Both systems are also under warranty. The main and backup systems’ warranties are valid through October 22, 2008 and April 12, 2008 respectively. The
warranty covers all parts purchased from Dell used in the system. This insures that
any failed hard drives will be replaced free of charge. As previously mentioned, one
spare 73 GB 15,000 RPM hard drive is on hand in case of a failure.
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Figure 3.7: Screen shot of the 8-channel Acquire Data.vi acquisition VI.
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Chapter 4
FPGA RFI Mitigation
This chapter discusses the development of a real time, detection-based, time
blanking RFI mitigation system using FPGAs. The chapter begins by motivating the
use of a FPGA platform for the time blanking system. Next, the benefits of real time
RFI mitigation are discussed. Necessary background information is then presented
for implementing a detected pulse blanking system, after which the hardware and
software needed to build the system are introduced. The system design and implementation are discussed, and lastly, simulations demonstrating the functionality of
the system are shown.
4.1

Motivation for a FPGA Platform
Several hardware options are available when implementing signal processing

algorithms in real time. Traditionally, digital signal processors (DSPs) have been the
tool used for real time processing. In recent years, however, increases in FPGA performance have made them strong competitors in many signal processing applications.
Although BYUs radio astronomy group already owns a high-speed DSP system, the
decision was made to implement the real time pulse blanking system using a FPGA
platform because it has higher performance and is easier to program than the DSP
system.
The system to implement the detected pulse blanker requires 64 multiplies per
clock cycle at a speed of 15 MHz which comes out to be 960 M multiplies/sec. The
current DSP system can perform 8 multiplies at a speed of 167 MHz for a total of
1,340 M multiplies/sec. The Virtex-4 FPGA can perform 192 multiplies at 100 MHz
for a total of 19,200 M multiplies/sec. Though the current DSP system can support
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the requirements of the time blanking system, the FPGA platform offers increased
performance levels that may be required by future real time RFI mitigation systems
developed by the group.
Along with offering better performance, the FPGA platform is also easier to
program than the DSP system. The current DSP system is composed of four parallel
TI TMS320C6701 processors fed by two Pentek 6216 digital receiver boards and
must be programmed in C. The Virtex-4 FPGA comes with easy-to-use software that
allows the user to design and simulate a digital system in a graphical programming
environment before compiling the code to load onto the FPGA. The ability to test
and troubleshoot a digital system in software makes programming a FPGA ordersof-magnitude easier than programming the current DSP system.
The increased performance and ease in programming over the DSP system
clearly made a FPGA platform the hardware of choice for the real time pulse blanking
system.
4.2

Real time RFI Mitigation
As noted in Chapter 2, recent efforts have been devoted to developing real time

RFI mitigation systems. Implementing RFI mitigation strategies in real time offers
benefits to both the radio astronomy community and the RFI mitigation research
group at BYU.
For the scientific community, a real time detection system could be used in
conjunction with existing time window blanking systems to remove radar reflections
that fall outside of the blanked time windows [12]. A real time FPGA pulse blanking
system with A/D and D/A capabilities would be especially advantageous because
of how easily it could be inserted into an existing system. In an existing RF data
recording system the analog transmission line going to the A/D would be broken, the
FPGA’s A/D would digitize the data, real time RFI mitigation would be performed,
and the FPGA’s D/A would convert the data back to analog which would be input
to the existing system’s A/D (see Figures 4.2 and 4.3). Further, advances in real
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time processing of astronomical data will reduce the required performance levels of
RF data storage systems.
Here at BYU the maximum sampling bandwidth of the data acquisition system
discussed in Chapter 3 was a limiting factor in the design of the receivers for the 7and 19-element arrays. The maximum sample rate of the FPGA would increase the
bandwidth of our data acquisition capabilities by a factor of 10.
Finally, the development of a FPGA system will provide BYU’s RFI mitigation
group a basis from which to determine whether to pursue data acquisition using
FPGAs instead of continuing with the current National Instruments data acquisition
system that has proved to be very troublesome over the past two years.
4.3

Radar Pulse Detection
Before the details of the design of the FPGA blanker may be introduced it is

first necessary to provide some background information on interfering radar signals,
pulse detection, and the operation of a time blanking system. This information will
then be used in the design of the real time FPGA time blanker.
Surveillance radars for air traffic control operate on frequencies from 1-2 GHz
emitting high-power impulsive transmission that often corrupt radio astronomy observations in the same band. One such radar operates in Bedford, Virginia, 100 km
away from the Green Bank Telescope (GBT) in Green Bank, West Virginia [10]. Rick
Fisher of the National Radio Astronomy Observatory performed an analysis on data
corrupted by this radar recorded at the GBT. He identified the radar transmission as
having a 1292 MHz carrier and a 2 µs pulse width [12].
Pulse detection is accomplished using a matched filter. A matched filter is a
demodulation technique that maximizes the signal-to-noise ratio at the filter output
and provides the highest probability of detecting an interfering radar pulse. The
matched filter is realized by fitting a curve to the shape of a strong received radar
pulse, reversing it in time, and convolving it with the incoming data stream. A
Hamming window curve was found to be the best approximation of the transmitted
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radar pulses in the data set recorded at the GBT [2]. All of the matched filtering in
this thesis uses a Hamming window curve in the convolution with the data stream.

Figure 4.1: Block diagram of a detection-based time blanking RFI mitigation system.

A block diagram of a basic detection-based time blanking system is shown in
Figure 4.1. The incoming data is first match filtered to find radar pulses in the data
stream. The squaring operation is then preformed to find the instantaneous power
at each sample output from the filter. Next, the power at each sample is compared
to a threshold value to determine whether the sample is corrupted or not. Finally, a
blanker inserts zeros into the incoming data stream corresponding to each corrupted
data sample.
It should be noted that time blanking systems work on either a sample-bysample basis or a window basis. In the sample-by-sample basis, only the samples that
exceed the threshold are blanked in the incoming data stream. In windowed blanking,
for every sample that exceeds the threshold, a window of samples are blanked in the
incoming data stream. In this method it is assumed that if a single sample exceeds the
threshold, it is likely that a radar pulse is present and that the neighboring samples
are also corrupted even though they may not exceed the blanking threshold.
4.4

Specifications
The specifications outlined for the real time FPGA time blanking RFI miti-

gation system were as follows:
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• Design for operation on RF signals in the 1400-1700 MHz range mixed down
to a carrier frequency of 3.75 MHz
• Assume a pulse width of 2 µs
• Operate on a detection basis (only blank samples when a pulse is detected)
• Blank a window of samples for each sample exceeding the threshold
• Design for easy installation in existing RF data recording systems

Figure 4.2: Existing RF data receiving system.

Figure 4.3: RF data recording system with “black box” FPGA time blanker installed.

To facilitate easy installation in existing RF data recording systems, the system was designed to operate as a “black box” by making use of the A/D and D/A
capabilities of the Xtreme DSP kit. Figure 4.2 depicts an existing RF system with
an antenna, a receiver, and an A/D to digitize the data. Figure 4.3 shows the same
RF system with the “black box” system installed. In this system the transmission
line has been broken between the receiver and the A/D. One of the A/Ds from the
DSP kit digitizes the data, detection time-blanking is performed, and then the data is
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converted back to analog by a D/A. High-power, impulse-like RFI is now excised from
the incoming data stream without making any changes to the existing RF recording
system.
4.5

Hardware
The hardware for the real time FPGA time blanker includes two elements;

FPGA hardware and a host PC for interfacing with the FPGA.

Figure 4.4: Stand alone enclosure for the Virtex-4 FPGA, ADCs, DACs, clock FPGA,
and USB interface that constitute Xilinx’s Xtreme DSP kit.

The FPGA hardware consists of the Xtreme DSP Development Kit manufactured by Xilinx. The kit includes a Virtex-4 FPGA, two independent ADC channels
(14-bit samples up to 105 MSPS), two independent DAC channels (14-bits up to 160
MSPS), support for an external clock, an on board oscillator with programmable
clocks, and host interfacing via PCI, USB or JTAG interfaces. The kit comes in a
stand alone case with an external power supply and connections for the USB interface
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and the ADCs, DACs, and the external clock. A picture of the kit is shown in Figure
4.4.
The host PC used with the FPGA hardware is a Dell Optiplex GX270. It
has two 2.60 GHz Pentium 4 CPUs and 1 GB of RAM. One point of note is that
the documentation for Xilinx’s System Generator suggests using a computer with at
least 2 GB of RAM. Increasing the RAM in the host PC would likely increase the
hardware simulation speed.
For testing purposes, additional RF and data acquisition hardware was used to
demonstrate the functionality of the FPGA time blanker. For simplicity, the blanker
was designed to interface with the previously built RF receiver and data recording
system used in the experiments in James Nagel’s Master’s thesis. The receiver has
an input frequency range of 1400-1700 MHz, the same band used by most aircraft
surveillance radars. For more information regarding the RF receivers see [3]. The
data acquisition system used to record the received data is the system described in
the previous chapter of this thesis.
4.6

Software
The software package used to program the FPGA was Xilinx’s System Gen-

erator for DSP v8.1. System Generator is a high-level tool for the development of
high-performance systems with FPGAs. It provides a graphical programming environment that operates in Matlab’s Simulink and allows a user to develop complicated
digital systems without prior knowledge of Verilog or VHDL. The programmer uses
a library of Xilinx System Generator blocks to build a digital system that can be
fully simulated in software and tested using Simulink scopes and probes to assure
proper operation. After a digital system is tested and debugged in software, System
Generator generates a bitstream that is loaded onto the FPGA using a PCI or USB
interface.
The Matlab 7.1 is fully compatible with System Generator v8.1 and is the
version that is running on the host PC connected to the FPGA. Matlab R2006a was
originally installed on the host PC but it was not compatible with System Generator
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v8.1 so I had to revert to the older version of Matlab. If future members of the radio
astronomy group acquire a newer version of System Generator, it will be important
to research compatibility with Matlab versions before installation. The OS running
on the host PC is Windows XP.
4.7

System Design

Figure 4.5: Block diagram of the algorithm to implement the real time FPGA time
blanker.

A block diagram of the digital receiver architecture to implement the FPGA
time blanker is shown in Figure 4.5. The real valued RF input data sampled by the
ADC is represented by x[n]. This signal is then complex basebanded and converted
to in-phase and quadrature components by IQ demodulation [13]. The matched filter
h[n] is then applied to the real and imaginary components of the signal separately.
The square of the magnitude of the I and Q components are then summed to find
the instantaneous power at each sample. The power is then compared to a threshold
value to detect corrupted samples. For each corrupted sample, a window of length
L samples are blanked in the input data stream x[n] where L is the length of the
matched filter. It is important that half of the blanked samples are just before the
corrupted data sample and the other half occur just after the corrupted sample. This
insures that the samples most likely corrupted by a radar pulse are the ones blanked
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by the time blanker. This requires a delay between the incoming data stream x[n] and
the blanking element. The length of the delay required for an odd-length matched
filter is

delay =

L−1
.
2

(4.1)

Two important parameters in the design of the time blanker were the clock
rate of the FPGA and the length of the matched filter. In this system the clock rate
of the FPGA dictates the sampling rate of the ADCs and DACs. The ADCs and
DACs can be run on a separate clock, but the programming required to accomplish
this functionality was beyond the scope of this project. In this treatment I will refer
to the clock rate of the FPGA as the sampling frequency.
The sampling frequency required for a given application is determined by the
frequency of the signal to be digitized. The Nyquist sampling theorem states that
the sampling frequency must be at least twice the highest frequency in the signal to
be sampled. The backend filter of the RF receiver that the FPGA time blanker was
designed to interface with has a center frequency of 3.75 MHz with a bandwidth of
2.3 MHz. According to Nyquist, proper recovery of a signal at 3.75 MHz requires a
sample rate of 7.5 MSPS or higher. To optimize the complex basebanding operation,
the sampling frequency was chosen to be 4 · (3.75) = 15 MHz. Sampling at this
frequency allows the optimal value of

ω0 =

π
rad
2

(4.2)

to be used when complex basebanding the data. The reason why this value is optimal
will be discussed in Section 4.8.
The most important parameter in the design of the time blanker was the length
of the matched filter. As previously mentioned, the matched filter is found by fitting
a curve to a strong radar pulse and then time-reversing it. The number of taps in the
matched filter is defined by the number of samples per radar pulse. This, in turn, is
defined by the clock rate of the FPGA. The number of taps is given by the pulse width
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divided by the period of the sampling frequency 2 · 10−6 /(1/15 · 106 ) = 30 taps. This
shows that sampling at 15 MSPS gives 30 samples per radar pulse. In this application,
however, it is advantageous to have a sample in the center of the Hamming window
at the point with the highest power. This requires an odd number of taps in the
match filter. To accomplish this, a 31-point Hamming window was used instead of a
30-point window. The difference in the shape of the Hamming window introduced by
using a 31-point window instead of a 30-point window is negligible because the pulse
distortion due to multipath and noise is the system makes receiving a pulse exactly
the shape of a 30-point Hamming window very unlikely.
4.8

Implementation
This section will discuss the method used to design and implement the digital

system comprising the real time FPGA time blanking system. The secondary purpose
of this chapter is to provide tutorial information on digital design to assist future
students who will work on this project.
4.8.1

Matlab Simulation
Having no previous experience in digital programming, steps were taken to

ensure that the system exhibited the proper functionality. The most important of
these was the implementation of the time blanking algorithm in Figure 4.5 in Matlab. This was beneficial for two reasons. First, developing a blanking code in Matlab
guaranteed that I fully understood the system to be implemented in hardware and
provided basic intuition to blanker operation. Second, an operational time blanker
in Matlab provided a basis for comparison as the digital system was developed in
System Generator. The ability to input the same data into the Matlab code and the
digital code and then compare the respective output data streams was an invaluable
tool when troubleshooting the digital system. Implementing the blanking algorithm
directly in a digital system with no basis for comparison would have been an impossible task for someone with my level of digital experience. I recommend this same
procedure to anyone with limited digital programming experience.
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Figure 4.6: FPGA time blanker implemented in a digital system using System Generator. The main components of the system are labeled in boxes 1-5. Box 1 contains
the multiplexer that implements the I component of the IQ demodulation operation.
Box 2 is the matched filter. Box 3 shows the power operation. Box 4 is the detector,
and box 5 is the window blanker.

4.8.2

Digital Architecture
With a functional time blanking system developed in Matlab, the next step

was to map this code into a digital architecture using System Generator. Without
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the luxury of easy-to-use programming structures such as If-Else statements, for
and while loops, and simple Matlab functions such as conv, implementing a simple
program in a digital system becomes quite difficult. In a real time system, data is
processed in a “pipelined” fashion and different methods must be used to preform
otherwise simple processing. This section will discuss the methods used to perform
the simple operations required for the real time time blanking system.
A screen shot of the digital system for the FPGA time blanker is shown in 4.6.
The major components of the system are the IQ-demodulator, the matched filter, the
power block, the sample-blanker, and the window-blanker. Each of these components
will now be discussed in detail.
The first step in the digital receiver extracts the in-phase (I) and quadrature
(Q) components of the sampled RF signal x[n] and mixes them down to baseband
by employing IQ-demodulation [13]. This is accomplished by multiplying x[n] by the
complex exponential
e−iω0 n = cos (ω0 n) − j sin (ω0 n)
where j =

√

(4.3)

−1 and ω0 is determined by the sampling frequency Fs and the carrier

frequency of the signal to be mixed down to baseband. The in-phase component is
defined by

I[n] = Re(x[n]) = x[n] cos (ω0 n)

(4.4)

and the quadrature component is defined by

Q[n] = Im(x[n]) = −x[n] sin (ω0 n).

(4.5)

Implementing this in hardware requires performing two multiplies (x[n] cos (ω0 n) and
−x[n] sin (ω0 n)) for each received sample.
At this point it is appropriate to discuss optimization of digital systems. Because FPGAs have a limited amount of hardware resources available to perform data
processing operations, one of the challenges of digital design is finding new ways to
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preform simple processing requiring less hardware than traditional approaches. One
of the costliest operations to perform in hardware is multiplication. Through the
course of this project two approaches were devised that reduce the number of multiplies required in the IQ-demodulation operation and in the matched filter. The
optimization of the IQ-demodulator will be discussed here. The optimization of the
matched filter will be discussed later in this section.
To reduce the number of multiplies required in the IQ-demodulator, the sampling frequency F s was chosen to be four times the frequency of the final IF of
the mixed down radar signal. Sampling at this frequency allowed the optimal value
ω0 =

π
2

to be used in the IQ-demodulator. This value for ω0 is optimal because
π
cos ( n) = [0, −1, 0, 1, 0...]
2

(4.6)

π
sin ( n) = [1, 0, −1, 0, 1...]
2

(4.7)

and

for n = 1, 2...N , and multiplying x[n] by a periodic data stream consisting of 1’s, -1’s,
and 0’s can easily be implemented in hardware using a multiplexer without requiring
any multiplication.
A multiplexer is a digital device that switches between output signals depending on an input signal. A picture of the I component of an IQ-demodulator that uses
a multiplexer is shown in Figure 4.7. Here the multiplexer is connected to five signals:
sel, d0, d1, d2, and d3. In this configuration the sel signal is an integer value control
signal ranging from zero to three. The value of the sel signal determines which signal
(d0, d1, d2, or d3 ) is connected to the output of the multiplexer.
To implement the multiplication x[n] cos ( π2 n), the sel signal is connected to a
counter that repeatedly counts from 0 to 3 with increments of 1, d0 is connected to
a constant of value 0, d1 is connected to a negated version of the input data stream
x[n], d2 is connected to a constant of value zero, and d3 is connected to x[n]. As
the value of the counter ranges from 0 to 3 with every n, one can see that the output
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of the multiplexer clearly performs the multiplication x[n] cos ( π2 n). The quadrature
component of the IQ-demodulator is implemented in a similar fashion.

Figure 4.7: In-phase component of the IQ-demodulator that preforms the operation
x[n] cos ( π2 n) for n = 1, 2...N .

The matched filter was implemented using the segment of code seen in Figure
4.11. In undergraduate signals classes, students are taught to perform the convolution
of two signals by multiplying one signal by a delayed version of the other and then
adding the results. The same idea can be visualized when implementing a FIR filter
in a digital system. The row of square boxes along the top of the filter are delay
elements. There is one delay element for each filter tap in the matched filter. At the
output of each delay element is a triangular block that performs multiplication by a
constant. The values of these multipliers are the filter taps for the matched filter.
The filter taps for the 31-point Hamming window used in the matched filter were
found using the hamming(31) command in Matlab. The outputs of the multipliers
are then summed to obtain the output of the filter.
If in future designs it becomes necessary to conserve hardware resources, a
slight modification of the filter design can cut the required resources in half. Currently,
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one multiply is used for each of the 31 filter taps in the matched filter. Remembering
that the I and Q components are filtered separately, there are 62 multiplies that stem
from matched filtering in the blanker. This number may be cut in half, however, by
exploiting the symmetry of the Hamming Window. Because a Hamming window is
symmetric, the 1st and 31st taps are identical, as are the 2nd and 30th, and so forth.
Therefore, if a reduction in FPGA resources is required, the values to be multiplied
by the 1st and 31st filter taps may first be summed, and then multiplied by the
appropriate filter tap (for this discussion we’ll say the 1st). The 31st tap may then be
removed from the system. Applying this method across the entire filter will reduce
the number of multiplies by a factor of 2.

Figure 4.8: Digital system that implements the matched filter.

Because pulse detection is determined by the power level in the radar signal,
both the I and Q components of the signal must be squared and then summed to
find the power in each sample. The squaring is accomplished by feeding both inputs
of a multiply block with either the I or Q signal output from the matched filter as
depicted in Figure 4.9. The squared signals are then summed before being fed into
the detector block as shown in Figure 4.10.
As suggested by its name, the detecter block detects corrupted samples by
comparing the power in the input signal to the threshold value set by the user. The
radar signal power s and the threshold value t are both input into the detecter block
labeled blank. If s is less than t, a 0 is output to the blanking signal B[n] which
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Figure 4.9: Squaring operation that converts the voltage samples to power.

indicates that the sample is uncorrupted and does not need to be blanked. If s is
greater than t, a 1 is output to B[n]. This signal is then fed into the window-blanker.

Figure 4.10: Detecter. If any sample is above the threshold value, this digital code
inserts a 1 into the blanking signal B[n].

The window-blanker blanks a window of samples for each corrupted sample
in the input data stream. Half of the blanked samples are just before the corrupted
sample and the other half of the samples are exactly after the blanked sample. The
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inputs to the window-blanker are x[n], the input data stream, and B[n], the blanking
signal. The data signal x[n] first goes through a series of delays to account for the
matched filter delay, the latency introduced by the filter processing, the half-window
delay required so that blanking begins a half-window of samples before the corrupted
sample, and a delay for the latency of the window-blanker. The blanking signal B[n]
is input to a series of blocks that trigger a full window of samples to be blanked for
every 1 in the blanking signal B[n]. The blanking occurs at the final multiplexer that
outputs the interference-free data stream y[n].

Figure 4.11: This code blanks half of a window of samples before each corrupted
sample and half a window of samples immediately after each corrupted sample.

One benefit of programming in System Generator is the ability to simulate and
troubleshoot the digital design in software before attempting to load the program
onto a FPGA. Throughout the process of designing and implementing the digital
architecture for this project, software simulations were run using the signal generators,
scopes, and probes available in Simulink to evaluate whether the system was working
as expected. The results of these simulations were compared to the output of the
Matlab version of the time-blanker discussed in section 4.8.1. Once the digital system
was working as expected in simulation, VHDL code was generated and loaded onto
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the FPGA via the USB interface. Once a bitstream is downloaded to the FPGA the
program runs continuously until either a new bitstream is downloaded or the FPGA
loses power.
It should be noted that though there is a place to specify the FPGA clock
period in System Generator, this clock period sets the maximum frequency of the
FPGA, not the frequency that the FPGA will run under normal operation. To change
the clock rate of the FPGA to 30 MHz as required for my design I had to use the
DIMEscript console that is part of the FUSE software package that came with the
FPGA.
Other concepts that are important to understand when implementing a design
are the idea of latency and fixed-point arithmetic. These topics are both covered in
the documentation for System Generator.
One last point to mention concerns the process to change the blanking threshold of the FPGA time blanker. The threshold level is set in software by the Threshold
value block in Figure 4.1. To change the blanking threshold, one must change the
value of this block in System Generator, generate a new bitstream, and then download this new bitstream to the FPGA via the USB interface. In practice this will
need to be adaptive.
4.9

Simulations
After the time blanker system was running in hardware, simulations were run

to demonstrate proper functionality and its RFI mitigation capabilities.
The first simulation was designed to verify that the system met the specifications by blanking a Hamming-window-shaped radar pulse with a carrier frequency of
3.75 MHz and a pulse width of 2 µs. To verify that the blanker utilizes windowed
blanking instead of sample-by-sample blanking, the minimum number of samples
that the blanker should ever blank is 31. If the time blanker ever blanks less than 31
samples, it may be assumed that an error exists in the blanker algorithm.
An Agilent E4433B EGS-D series signal generator was used to generate a
radar pulse meeting the specifications. A snapshot of the pulse was taken with an
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Figure 4.12: Simulated radar pulse with a carrier frequency of 3.75 MHz and a pulse
width of 2 µs. The power of the pulse is -31 dBm.

oscilloscope and is shown in Figure 4.12. The function generator was programmed
to output this 2 µs pulse every 200 µs. This signal was then input into the FPGA
time blanker at a power level of -31 dBm. A pulse at this power level was below the
threshold of the blanker. The output signal from the time blanker is shown in Figure
4.13. It should be noted that the FPGA blanker adds a DC offset of approximately
50 mV to the pulse signal. The cause of this offset is unknown but it can be removed
by using AC coupling.
The power in the input pulse was then increased until the blanking threshold
was reached. In this case the threshold is set to trigger blanking if the power in the
input signal exceeds -27.4 dBm. A snapshot of a blanked pulse with an input power
level of -27 dBm is shown in 4.14.
It should be noted that noise in the system can change the power level that
triggers blanking. One factor that influences the amount of noise in the system is
the clock period of the FPGA. Certain clocking frequencies tend to introduce noise
while others do not (the cause of this noise is unknown and should be investigated in
future research). When there is an increased amount of noise in the system, blanking
is not triggered at a specific input power level. Instead, the FPGA outputs a signal
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Figure 4.13: This figure depicts the simulated radar pulse after it has been digitized,
processed, and converted back to analog by the FPGA. In this case the input power of
the pulse is -31 dBm.

that is sometimes blanked, sometimes not over a range of input power levels. The
FPGA clock frequency that introduced noise was 60 MHz, the frequency that the
system was originally designed to operate at. When I discovered this problem, I
tested several frequencies and determined to reprogram my system to run at 30 MHz.
Unfortunately, noise has sometimes been observed while running at this frequency.
However, two strategies were discovered that sometimes reduce noise. The first was
to change to a different FPGA clocking frequency and then change back to 30 MHz.
The other was to re-download the bitstream to the FPGA. Further work should be
done in this area to determine the cause of this noise and the best way to minimize
it.
To verify that the FPGA system is correctly blanking windows of samples, we
calculate the time that should be blanked for a window of 31 samples at the given
sampling frequency and compare it to the length of a blanked window at an input
power where blanking is first triggered. The duration of blanking for 31 samples at a
sampling frequency F s is given by (1/Fs)·31 = 31/15 · 106 s. A snapshot of a blanked
pulse with an input power level of -27.4 dBm, the level where blanking first occurred,
is shown in Figure 4.14. Note that blanking is triggered for a time period of just
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Figure 4.14: Blanked radar pulse at an input power level of -27 dBm. The duration
of blanking is just over 2 µs and is approximately equal to 2.067 µs, the value expected
for 31 blanked samples at a sampling frequency of 15 MHz.

slightly over 2 µs. Testing also showed that increasing the width of the radar pulse
corresponded to a similar increase in the length of the blanked window as expected.
After verifying that the FPGA time blanker was functioning properly, a series
of experiments were conducted to demonstrate the RFI mitigation capabilities of
the system in three different interference-to-noise scenarios. The interference-to-noise
ratio (INR) is given by
INR =

Pinter
Pnoise

(4.8)

where Pinter is the power in the interfering radar signal and Pnoise is the total noise
power in the system. In these experiments a four-way RF splitter was used to combine three signals: a sinusoidal tone at 4 MHz representing the signal-of-interest, an
interfering radar signal at 3.75 MHz, and a broadband noise signal. The fourth terminal of the splitter was terminated using a 50 Ω load. The output signal from the
RF splitter was input to the FPGA time blanker, and the output of the blanker was
input to a spectrum analyzer.
One point of note is that the total noise power Pnoise is not the power level
of the broadband noise signal input to the RF splitter, it is the total noise power of
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the signal output from the time blanker on the band from 0 to 15 MHz. For a given
observation, Pnoise is calculated using the level of the noise floor on the spectrum
analyzer.
4.9.1

High INR
The first experiment demonstrates RFI mitigation in an interference scenario

with a high INR. For this experiment the power of the sinusoidal tone was set to -48
dBm, the radar signal power was set to -39 dBm, and the noise signal power was set
to -35 dBm. The same FPGA blanker threshold level was used as in the previous
experiment. The corrupted spectrum of the signal output from the blanker is shown
in Figure 4.15.

Figure 4.15: Spectrum of noise source, CW signal at 4 MHz, and interfering pulse
signal. The spectrum of the signal-of-interest at 4 MHz is corrupted by the radar signal.

The power in the radar pulse signal was then increased until blanking was
triggered at -27.4 dBm (this is analogous to lowering the blanking threshold in the
FPGA time blanker). The output spectrum of the blanked signal is shown in Figure
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Figure 4.16: Spectrum of noise source, CW signal at 4 MHz, and interfering pulse
signal with pulse blanking. The spectrum of the radar signal has been removed leaving
a SOI that is clearly detectable.

4.16. The total noise power was calculated to be -38.1 dBm and the INR was found to
be 10.6 dB. Clearly the radio frequency interference has been removed by the FPGA
time blanker and only the spectrum of the sinusoidal tone remains.
4.9.2

Medium INR
A second experiment was conducted that demonstrates RFI mitigation in a

scenario with a medium INR. In this experiment the threshold of the blanker was
lowered so that blanking was triggered by the radar signal about 3 dBm above the
noise floor. The same sinusoidal tone and noise signals were used as in the previous
experiment, but the power in the interfering radar signal was lowered to -46.7 dBm.
At this power level the radar signal was just below the blanking threshold. The
corrupted spectrum of the interfering signal is visible on the spectrum analyzer plot
in Figure 4.17.
The power in the radar signal was then increased by 0.1 dBm to -46.6 dBm. At
this power level the detection threshold was exceeded. The interference-free spectrum
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Figure 4.17: Spectrum of noise source, CW signal at 4 MHz, and weak interfering
pulse signal with 100-sample integration. In this case the detection threshold has been
lowered to trigger blanking at a power level about 3 dBm above the noise floor. At -46.7
dBm, the interfering radar signal power is just beneath the threshold and its spectrum
is visible centered at 3.75 MHz.

of the sinusoidal tone is shown in Figure 4.18. The noise power was calculated to be
-51.2 dBm and INR was found to be 4.4 dB.
4.9.3

Low INR
The last experiment to be conducted was designed to push the limits of the

time blanking system by removing interference with as low an INR as possible. This
lower limit was found by increasing the power in the noise signal until it started
causing false alarms in the FPGA time blanker (a false alarm is when the blanker
removes data samples when no pulse is present). The power in the noise signal was
raised until a tolerable false alarm rate was reached of approximately one false alarm
per second (when sampling at 15 MHz this means that .0002% of the data samples are
corrupted by false alarms). The power in the radar signal was then lowered to -50.3
dBm, the level where it was just powerful enough to trigger blanking on all of the
radar pulses. The power in the sinusoidal tone remained unchanged. The spectrum
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Figure 4.18: Spectrum of noise source, CW signal at 4 MHz, and weak interfering
pulse signal with 100-sample integration. In this case the power in the radar signal has
been raised to -46.6 dBm, a value that is above the detection threshold. The spectrum
of the radar pulse has been successfully removed by the FPGA time blanker.

of the output signal from the time blanker is shown in Figure 4.19 (note that the
scaling on the plots in this section have been enlarged and 1000-sample averaging has
been used to provide a more accurate representation of the spectrum of the output
signal).
The total noise power was calculated to be -44.8 dBm and the INR was found
to be -5.5 dB.
To provide a basis for comparison, the FPGA time blanker was then removed
from the system. The corrupted spectrum of the signal output from the RF splitter
is shown in Figure 4.20. The FPGA time blanker clearly removes nearly all of the
interference even when operating at INRs as low as -5.5 dB.
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Figure 4.19: Spectrum of a strong noise source, a CW signal at 4 MHz, and a
weak interfering pulse signal with 1000-sample integration. In this case the INR is -5.5
dB. Even when operating with a low INR, the FPGA time blanker still removes the
spectrum of the interfering radar signal.

Figure 4.20: Spectrum of the strong noise source, CW signal, and weak interfering
pulse signal after the time blanker has been removed from the system.
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Chapter 5
Conclusions and Future Work
This thesis has made two significant contributions that benefit both the radio
astronomy community and the RFI mitigation group at BYU. The first of these was
the development of a high-speed, multi-channel data acquisition system. This system
supports synchronous sampling over multiple channels which enabled it to be used for
RFI mitigation experiments with phased array feeds. This system was used for the
experiments with the 7-element array that comprise James Nagel’s Master’s thesis [3],
for experiments with the 19-element array here at BYU, and this system will soon be
used for RFI mitigation experiments with the 19-element array at the GBT in Green
Bank, West Virginia. A backup system was also developed which now supports data
acquisition for the synthesis imaging array [4].
The second contribution of this thesis has been the development of a real time,
detection-based, time blanking RFI mitigation system using FPGAs. The system
constitutes the first FPGA-based RFI mitigation platform developed at BYU and
provides a new avenue for implementing interference mitigation strategies. The RFI
targeted by the system is high-power interference with unknown timing such as radar
reflections from aircraft. The system performs complex signal processing to detect
and remove interference and is the first FPGA time blanking system to utilize a
matched filter in pulse detection. The hardware used in the system was Xilinx’s
Xtreme DSP kit which includes a Virtex-4 FPGA and two A/D channels and two
D/A channels. The system pushed the limits of the Virtex-4 FPGA and the original
design had to be optimized before it would fit on the FPGA. The A/Ds and D/As were
exploited to allow easy installation of the FPGA time-blanker into existing RF data
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recording systems. The functionality of this system was demonstrated by removing
an interfering radar signal from the spectrum of a sinusoidal tone.
One of the main purposes for the FPGA project was to serve as a pilot program to determine whether to pursue using FPGAs for data acquisition instead of
the National Instruments equipment that has proved so troublesome over the past
few years. Though this project has demonstrated successful real time RFI mitigation, further research needs to be conducted before a clear determination may be
made concerning the feasibility of a 16- or 20-channel data acquisition system using
FPGAs. The issues that need to be addressed before this question may be answered
are outlined in the following sections.
5.1

FPGA Synchronous Sampling
RFI mitigation with a phased array feed requires synchronous sampling of all

the channels of the array. The Xtreme DSP kit has 2 A/Ds per unit. To sample 19
channels, 10 Xtreme DSP kits would have to be configured for synchronous sampling.
Likely, this could be accomplished by clocking all of the units with an external clock.
This will probably require VHDL programming as System Generator does not provide
support for external clocking. More research needs to be conducted in this area.
5.2

FPGA I/O
Another area that needs consideration is the input/output capabilities of Xil-

inx’s Xtreme DSP FPGA kit. In the FPGA time-blanker, data was input on the A/D
and then output on the D/A and all of the processing required for the RFI mitigation was performed in real time. No data was ever written to disk. Spatial filter via
beamforming for the 7- and 19-element arrays, however, has always been performed
in post-processing. Implementing a real time beamformer would be very difficult and
would only allow one beamformer to be applied during a given observation. Having
data saved to disk allows for continual reprocessing using different criteria for the
beamformer weights.
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The Xtreme DSP kit does have an I/O bus, but System Generator has limited
functionality and doesn’t support I/O operations. Programming the I/O bus would
likely have to be done in VHDL. Research to determine how to program the I/O
interface and the data-streaming speeds it supports needs to be conducted.
5.3

Noise and DC offset
As noted in Section 4.9, noise was sometimes observed when operating the

FPGA at specific frequencies. A DC offset was also introduced into the system when
using the FPGA. Research needs to be conducted to find solutions to these problems
before a reliable FPGA data acquisition system may be developed.
5.4

Cost
Purchasing a 20-channel FPGA system composed of Xtreme DSP kits will

cost upwards of $25,000. Though the current National Instruments system can be
troublesome, it has already been paid for and currently meets the needs of the spatial
filtering research project. Before choosing to pursue a FPGA platform for data acquisition, a careful analysis needs to be preformed to determine whether the increased
performance of an FPGA system justifies its cost.
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Appendix A
Source Code
This appendix contains some of the source codes developed as part of this
thesis. Because Laview is a graphical programming language, source code for the
data acquisition software is not provided. However, Matlab and C code is provided for
reading packed Labview data and computing the correlation matrix. A CD containing
all of the codes I developed has been left with Dr. Warnick.
A.1

Matlab Code
This section contains the m-file correlateplatform.m for reading packed data

and computing correlations.

%function [Rxx, mu_x, T_sti, N] = correlate(J,K,M,Fs,path,fname,pack);

J = 400;
K = 1;
M = 8;
Fs = 5e6;
path = ’C:\MATLAB\R2006a\work\’;
fname = ’test1.bin’;
pack = 1;
%
%
%
%
%
%
%
%
%
%

======================================================================
=
Radio Astronomy Research Group
=
=
Brian Jeffs, James Nagel, Micah Lillrose
=
=
June, 2006
=
=
=
=
This program reads data taken from a phased array feed
=
=
and calulates the correlation matrix for a given filter. =
=
=
======================================================================

57

%
% Compute a series of Short-Term-Integration
% (STI) array autocovariance
% matrices from Labview data acquired with
% NI 6115 A/D boards. Minimum
% STI time corresponds to one data
% block of 6144 time samples. For Fs =
% 5.0 MHz min T_sti = 1.23 ms,
% For Fs = 2.5 MHz min T_sti = 2.46 ms, For
% Fs = 1.25 MHz min T_sti = 4.92 ms.
%
% J: Number of blocks per STI
% K: Total number of STIs to compute.
%
Total time processed = K*J*6144/Fs.
% M: Number of channels
% Fs: Sample frequency
% path: string, path input data file,
% e.g. ’F:\DataFiles\LabviewBinaryFiles\’
% fname: string, input data file name,
% e.g. ’CassA4EXP_5_16_06.bin’;
% pack: T or F (1 or 0). true if input
% data format is packed as eight 12 bit
%
samples per threee 32 bit words.
% If false, one 32 bit float per sample.
% Rxx: M by M by K array of STI
% autocovariance matrices. Rxx(:,:,k) is
%
the k_th STI.
% T_sti: Short-term-integration time in seconds.
% N:
Number of decimated baseband samples per STI.
%
tic;
%

% start timer

Iniitializations

Rxx = zeros(M,M,K); %
mu_x = zeros(M,K);
Mc = [];

Variable to store correlations for each block

% Design Baseband Lowpass Filter
%
Receiver back-end, second IF analog filter specifications:
%
Type 1: Fo = 2.8125 MHZ, BW = 425 kHZ, Fs = 1.25e6
%
Type 2: Fo = 3.1250 MHZ, BW = 1050 kHZ, Fs = 2.5e6
%
Type 3: Fo = 3.7500 MHZ, BW = 2.30 MHz, Fs = 5.0e6
%
now build the table of all filter parameters in a structure
filt = struct(’Fo’, [2.8125e6 3.1250e6 3.7500e6], ’BW’,
[425e3 1050e3 2.30e6], ’Fs’, [1.25e6 2.5e6 5.0e6]);
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for i = 1:3
filt.pass(i) = filt.BW(i)/2;
filt.stop(i) = filt.Fs(i)/2-filt.pass(i);
end
Type = find(filt.Fs==Fs);
if isempty(Type); error(’This Fs not supported,
use 1.25e6, 2.5e6, or 5.0e6’); end;
[order,fo,mo,w] = firpmord( [filt.pass(Type), filt.stop(Type)],
[1 0], [10^(0.1/20)-1 10^(-72/20)], filt.Fs(Type) );
h = firpm(order+2,fo,mo,w);
h_e = h(1:2:end);
h_o = [0,h(2:2:end)];% shift right one sample for proper align. of dec.
Ze = zeros(length(h_e)-1,M);
Zo = zeros(length(h_o)-1,M);

% get the FID.
signal_FID = fopen([path, fname],’r’,’b’);
if pack
% Read Header and extract needed parameters
i = 1;
headEnd = 0;
while ~headEnd
Head{i} = fgetl(signal_FID);
headEnd = strcmp(’Begin=Here’,Head{i});
i = i+1;
if i >= 999; error(’Bad Header’); end
end
Indx = strmatch(’ReadBlockSize=’,Head);
L = sscanf(Head{Indx(1)},’%
L16 = L*12/16;
N = L*J/2;
I
Indx = strmatch(’NumberOfChannels=’,Head);
cards = length(Indx);
for i = 1:cards
Mc(i) = sscanf(Head{Indx(i)},’%*17c%d’);
end
Ml = [1, 1 + cumsum(Mc(1:end-1))];
Mu = Ml - 1 + Mc;
M = sum(Mc);
Indx = strmatch(’PolynomialScalingCoeffs=’,Head);
alpha = sscanf(Head{Indx(1)},’%*24c%*f%*1c%f’); % data scale factor
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Ninv = alpha^2/(N-1);
% covariance normalization
Jinv = alpha/sqrt(N*(N-1)); % mean normalization
Xe = zeros(M,L/2);
Xo = zeros(M,L/2);
%

fclose(signal_FID);

%

signal_FID

= fopen([path, fname],’r’,’b’);

% Load and process successive blocks of data
for k = 1:K%K
for i=1:J
% read one NI 6115 card of data at a time until you have all M channels
for m = 1:2%cards

[Tmp, count] = fread(signal_FID,Mc(m)*L16,’uint16=>uint16’);
% % For looop version, closer to C, but slower:
nn = 1;
for n = 1:4:Mc(m)*L
x(n)
= bitshift(Tmp(nn),-4);
x(n+1) = bitor(bitshift(bitand(Tmp(nn),15),8), bitshift(Tmp(nn+1),-8));
x(n+2) = bitor(bitshift(bitand(Tmp(nn+1),255),4), bitshift(Tmp(nn+2),-12));
%
255 = 0hFF
x(n+3) = bitand(Tmp(nn+2),4095); % 4095 = 0hFFF
nn = nn + 3;
end
X(Ml(m):Mu(m),1:L) = single(reshape(x,Mc(m),L));
end
% convert from unsigned uint16 (represented in a double
% float) to signed int (in a double float).
I = find(X > 2047);
X(I) = X(I) - 4096;
% Complex Baseband the data
Xe(:,1:2:end) = X(:,1:4:end);
Xe(:,2:2:end) = -X(:,3:4:end);
Xo(:,1:2:end) = -X(:,2:4:end);
Xo(:,2:2:end) = X(:,4:4:end);

%
%

% Polyphase baseband lowpass filter
[I, Ze] = filter(h_e, 1, Xe, Ze, 2);
[Q, Zo] = filter(h_o, 1, Xo, Zo, 2);
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% Calculate correlation matrix for current block, add to STI
Xb = (I+j*Q);

%
%

%
%

mu_x(:,k) = mu_x(:,k) + sum(Xb,2);
keyboard
Rxx(:,:,k) = Rxx(:,:,k) + (Xb*Xb’);
keyboard
end
mu_x(:,k) = Jinv*mu_x(:,k);
keyboard
Rxx(:,:,k) = Ninv*Rxx(:,:,k) - mu_x(:,k)* mu_x(:,k)’;
keyboard
P = mu_x(:,k)* mu_x(:,k)’;
end

else

% use unpacked data format

% Constants
L = 6144;
N = L*J/2;
Xe =
Xo =
Ninv
Jinv

zeros(L/2,M);
zeros(L/2,M);
= 1/(N-1);
= 1/sqrt(N*(N-1));

% Load and process successive blocks of data
for k = 1:K
for i=1:J
[X,count] = fread(signal_FID,[L,M],’single’);
% Complex Baseband the data
Xe(1:2:end,:)
Xe(2:2:end,:)
Xo(1:2:end,:)
Xo(2:2:end,:)

= X(1:4:end,:);
= -X(3:4:end,:);
= -X(2:4:end,:);
= X(4:4:end,:);

% Polyphase baseband lowpass filter
[I, Ze] = filter(h_e, 1, Xe, Ze);
[Q, Zo] = filter(h_o, 1, Xo, Zo);
%

Calculate correlation matrix for current block, add to STI
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Xb = (I-j*Q);
mu_x(:,k) = mu_x(:,k) + sum(Xb)’;
Rxx(:,:,k) = Rxx(:,:,k) + (Xb’*Xb);
end
mu_x(:,k) = Jinv*mu_x(:,k);
Rxx(:,:,k) = Ninv*Rxx(:,:,k) - mu_x(:,k)* mu_x(:,k)’;
end
end
T_sti = L*J/Fs;
fclose(signal_FID);
disp([’Correlation computation ellapsed time:
’ seconds’]);

A.2

’, num2str(toc),

C Code
This section contains C code from the source file ReadingDataA.c for reading

packed Labview data and computing correlations.

// ReadingDataA.c
#include
#include
#include
#include

<stdio.h>
<string.h>
<math.h>
<time.h>

double h[100],he[50], ho[50];
char pathBin[1000],pathAcq[1000],pathCor[1000];
int main(int argc, char* argv[])
{
extern char pathBin[],pathCor[],pathAcq[];
int NumBlocksPerSTI;

struct tm *local;
time_t jcltime;
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jcltime = time(NULL);
local = localtime(&jcltime);
printf("Local time and date: %s\n", asctime(local));

if( argc == 4)
{
strcpy(pathBin, argv[1]);
strcpy(pathCor, argv[2]);
NumBlocksPerSTI = 50; //atoi(argv[3]);
}
else
{
printf("%s\n","Enter path of file to correlate:");
scanf("%s",pathBin);
printf("%s\n","Enter path of file to write correlations to:");
scanf("%s",pathCor);
printf("%s\n","Enter number of blocks per STI:");
scanf("%d",&NumBlocksPerSTI);
}

// Find filename for acquisition file
char c = ’.’,AcqFileEnd[] = "_AcqParam.txt";
char *bin;
strcpy(pathAcq,pathBin);
bin = (char *) memchr(pathAcq,c,1000);
*bin = ’\0’;
strcat(pathAcq,AcqFileEnd);

// ***Read parameters from acquisition file***
FILE *fpP;
fpP = fopen(pathAcq,"r");
//

Note:

P is for Parameters

const char HeaderEndP[100] = "end of file\n";
char Parameters[100][100];
int iP = 0;
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int maxlineP = 100;
char HeadEndP = 1;
while (HeadEndP != 0){
fgets(Parameters[iP],maxlineP,fpP);
HeadEndP = strcmp(HeaderEndP,Parameters[iP]);
iP++;
}
fclose(fpP);
// Extract Components
int FS,AcqTimeI;
float AcqTimeF;
char date[25],micahtime[8],suffix[2],space[2]=" ";
sscanf(Parameters[0],"%s%s%s",&date,&micahtime,&suffix);
sscanf(Parameters[1],"%*12c%7d",&FS);
sscanf(Parameters[2],"%*17c%f",&AcqTimeF);
strcat(date,space);
strcat(date,micahtime);
strcat(date,space);
strcat(date,suffix);

printf("%s\n",date);
AcqTimeI = AcqTimeF;
AcqTimeI = AcqTimeI - 1;

// ***Initializations***
#define
#define
#define
#define

MaxChannels 8
MaxSTI 100
BlockSize 6144
Halflength 3072

float info[24576];
FILE *fp, *fpCor;
int j = 0, i;
int NumRead, p;

//

***Define filter coefficients for the three filters used***
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// Filter 1:
// Filter 2:
// Filter 3:

Fo = 2.8125 MHZ, BW = 425 kHZ, Fs = 1.25e6
Fo = 3.1250 MHZ, BW = 1050 kHZ, Fs = 2.5e6
Fo = 3.7500 MHZ, BW = 2.30 MHz, Fs = 5.0e6

#define FILTERLENGTH 38
int LENGTH, HELENGTH, HOLENGTH;
if (FS == 1250000){
LENGTH = 19;
HELENGTH = 10;
HOLENGTH = 10;
}
else if (FS == 2500000){
LENGTH = 38;
HELENGTH = 19;
HOLENGTH = 20;
}
else if (FS == 5000000){
LENGTH = 74;
HELENGTH = 37;
HOLENGTH = 38;
}
else
printf("%s\n","Invalid Sample Rate");

switch (FS){
case 1250000:
h[0] = -0.0019301;
h[1] = -0.0089209;
h[2] = -0.0081421;
h[3] = 0.016424;
h[4] = 0.029342;
h[5] = -0.02594;
h[6] = -0.081774;
h[7] = 0.033421;
h[8] = 0.3095;
h[9] = 0.46375;
h[10] = 0.3095;
h[11] = 0.033421;
h[12] = -0.081774;
h[13] = -0.02594;
h[14] = 0.029342;
h[15] = 0.016424;
h[16] = -0.0081421;
h[17] = -0.0089209;
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h[18] = -0.0019301;
ho[0] = 0;
for (i = 0; i < LENGTH; i=i+2){
he[j] = h[i];
ho[j+1] = h[i+1];
j++;
}
break;
case 2500000:
h[0] = 0.00081246;
h[1] = 0.00034874;
h[2] = -0.0036048;
h[3] = -0.005989;
h[4] = 0.00053791;
h[5] = 0.0078802;
h[6] = 1.3152e-005;
h[7] = -0.012963;
h[8] = -0.0026549;
h[9] = 0.019654;
h[10] = 0.0074131;
h[11] = -0.029101;
h[12] = -0.016005;
h[13] = 0.043479;
h[14] = 0.032605;
h[15] = -0.070458;
h[16] = -0.074584;
h[17] = 0.1597;
h[18] = 0.43735;
h[19] = 0.43735;
h[20] = 0.1597;
h[21] = -0.074584;
h[22] = -0.070458;
h[23] = 0.032605;
h[24] = 0.043479;
h[25] = -0.016005;
h[26] = -0.029101;
h[27] = 0.0074131;
h[28] = 0.019654;
h[29] = -0.0026549;
h[30] = -0.012963;
h[31] = 1.3152e-005;
h[32] = 0.0078802;
h[33] = 0.00053791;
h[34] = -0.005989;
h[35] = -0.0036048;
h[36] = 0.00034874;
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h[37] = 0.00081246;
ho[0] = 0;
for (i = 0; i < LENGTH; i=i+2){
he[j] = h[i];
ho[j+1] = h[i+1];
j++;
}
break;
case 5000000:
h[0] = .2827e-005;
h[1] = 0.001449;
h[2] = 0.0033226;
h[3] = 0.0027108;
h[4] = -0.00082262;
h[5] = -0.0024221;
h[6] = 0.00068285;
h[7] = 0.0029385;
h[8] = -0.00057629;
h[9] = -0.003771;
h[10] = 0.00035697;
h[11] = 0.0048288;
h[12] = 1.6479e-005;
h[13] = -0.0060997;
h[14] = -0.00057902;
h[15] = 0.0075982;
h[16] = 0.0013743;
h[17] = -0.009357;
h[18] = -0.0024611;
h[19] = 0.01143;
h[20] = 0.0039226;
h[21] = -0.013901;
h[22] = -0.0058838;
h[23] = 0.016911;
h[24] = 0.008544;
h[25] = -0.020704;
h[26] = -0.01225;
h[27] = 0.025738;
h[28] = 0.017669;
h[29] = -0.032975;
h[30] = -0.026289;
h[31] = 0.044797;
h[32] = 0.042244;
h[33] = -0.069067;
h[34] = -0.082908;
h[35] = 0.15566;
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h[36]
h[37]
h[38]
h[39]
h[40]
h[41]
h[42]
h[43]
h[44]
h[45]
h[46]
h[47]
h[48]
h[49]
h[50]
h[51]
h[52]
h[53]
h[54]
h[55]
h[56]
h[57]
h[58]
h[59]
h[60]
h[61]
h[62]
h[63]
h[64]
h[65]
h[66]
h[67]
h[68]
h[69]
h[70]
h[71]
h[72]
h[73]

=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=

0.44376;
0.44376;
0.15566;
-0.082908;
-0.069067;
0.042244;
0.044797;
-0.026289;
-0.032975;
0.017669;
0.025738;
-0.01225;
-0.020704;
0.008544;
0.016911;
-0.0058838;
-0.013901;
0.0039226;
0.01143;
-0.0024611;
-0.009357;
0.0013743;
0.0075982;
-0.00057902;
-0.0060997;
1.6479e-005;
0.0048288;
0.00035697;
-0.003771;
-0.00057629;
0.0029385;
0.00068285;
-0.0024221;
-0.00082262;
0.0027108;
0.0033226;
0.001449;
4.2827e-005;

ho[0] = 0;
for (i = 0; i < LENGTH; i=i+2){
he[j] = h[i];
ho[j+1] = h[i+1];
j++;
}
break;
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default:
printf("Invalid Sample Rate\n");
break;
}

fp = fopen(pathBin,"r");

// ***Read in header - Extract components***
const char HeaderEnd[100] = "Begin=Here\n";
char Header[100][100];
i = 0;
int maxline = 100;
int HeadEnd=1;
while (HeadEnd != 0){
fgets(Header[i],maxline,fp);
HeadEnd = strcmp(HeaderEnd,Header[i]);
i++;
}
// always ran into a cast problem that I couldn’t solve.
// Extract Components
int BlockSze, NumChan, HeaderSize, NumCards
int NumWrit, ChanPerCard[10];
int TotChan = 0, LookForBlockSize = 1, LookForScaling = 1
int LookForCards = 1, CurrentTask = 0, Indx = 0;
float Coeff;
for (j=0; j<=i; j++){
if (LookForBlockSize == 1) {
if (strncmp("ReadBlockSize=",Header[j],14) == 0){
sscanf(Header[j],"%*14s%4d",&BlockSze);
LookForBlockSize = 0;
}
}
if (LookForScaling == 1) {
if (strncmp("PolynomialScalingCoeffs=",Header[j],24) == 0){
sscanf(Header[j],"%*24c%*e%*1c%e",&Coeff);
LookForScaling = 0;
}
}
if (LookForCards == 1) {
if (strncmp("NumberOfTasks=",Header[j],14) == 0){
sscanf(Header[j],"%*14c%d",&NumCards);
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LookForCards = 0;
}
}
if (strncmp("NumberOfChannels=",Header[j],17) == 0){
sscanf(Header[j],"%*17s%d",&NumChan);
TotChan = TotChan+NumChan;
ChanPerCard[Indx] = NumChan;
Indx++;
}
if (strncmp("HeaderSize=",Header[j],11) == 0){
sscanf(Header[j],"%*11s%d",&HeaderSize);
}
}

// ***Get dimensions for data array***
int Ml[10];
int Mu[10];

Ml[0] = 0;
Mu[0] = Ml[0]+ChanPerCard[0]-1;
int y;
for (y = 1; y < NumCards; y++){
Ml[y] = Mu[y-1]+1;
Mu[y] = Ml[y]+ChanPerCard[y]-1;
};

fclose(fp);
// Reopen file for binary reading
fp = fopen(pathBin,"rb");
fpCor = fopen(pathCor, "wb");

// ***Initializations for binary reading/filtering/mean subtraction***
float Jinv,Ninv,N;
int J,TotSamples, TotBlocks, TotSTI;
J = NumBlocksPerSTI; // Blocks per STI
TotSamples = FS*AcqTimeI;
TotBlocks = TotSamples/BlockSize;
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TotSTI = TotBlocks/J;
N = BlockSize*J/2;
Ninv = (Coeff)*(Coeff)/(N-1);
Jinv = Coeff/sqrt(N*(N-1));
size_t size = sizeof(float);
unsigned short Tmp[BlockSize*4];
float mu_xe[MaxChannels],mu_xo[MaxChannels];
double Me[MaxChannels][MaxChannels]
double Mo[MaxChannels][MaxChannels];
float X[MaxChannels][BlockSize], Xe[MaxChannels][Halflength]
float Xo[MaxChannels][Halflength];
unsigned short x[50000];
short dummy[BlockSize*4];
float Ze[MaxChannels][FILTERLENGTH], Zo[MaxChannels][FILTERLENGTH];
float Xe_Filter[MaxChannels][Halflength+FILTERLENGTH]
float Xo_Filter[MaxChannels][Halflength+FILTERLENGTH];
float re[MaxChannels][MaxChannels], ro[MaxChannels][MaxChannels];
// Write acquisition parameters to correlations file
fprintf(fpCor,"%s%s\n","Acquisition date=",date);
fprintf(fpCor,"%s%d\n","Sample rate=",FS);
fprintf(fpCor,"%s%d\n","Acquisition time (sec)=",AcqTimeI);
fprintf(fpCor,"%s%d\n","Total Chan=",TotChan);
fprintf(fpCor,"%s%d\n","Number of STIs=",TotSTI);
fprintf(fpCor,"%s%d\n","Blocks per STI=",J);
fprintf(fpCor,"%s\n","Begin=here");

// Initialize Z data block to zero
for (j=0; j<TotChan; j++){
for (i=0; i<HOLENGTH-1; i++){
Zo[j][i] = 0;
if (i<HELENGTH-1)
Ze[j][i] = 0;
}
}
NumRead = fread(dummy,1,HeaderSize,fp);
int STI;
for (STI=0; STI<TotSTI; STI++){
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for (i=0; i<8; i++){ // Initialize correlations
for (j=0; j<8; j++){
re[i][j] = 0;
ro[i][j] = 0;
}
}
// Initialize mu_x -- Where should I do this?

How far back up?

for (i=0; i<TotChan; i++){
mu_xe[i] = 0;
mu_xo[i] = 0;
for (j=0; j<TotChan; j++){
Me[i][j] = 0;
Mo[i][j] = 0;
}
}

int NumBlocksToRead = 2;
int b,c,r,v,w;
for (b = 1; b <= J; b++){ // Sum over blocks per STI
for (c = 0; c < NumCards; c++){
NumRead = fread(Tmp,2,BlockSize*ChanPerCard[c]*3/4,fp);

x[n] =
x[n+1]
x[n+2]
x[n+3]

// Bit-mask data
int nn = 0, n=0;
for (n = 0; n < ChanPerCard[c]*BlockSize; n=n+4){
((Tmp[nn]<<4) & 0x0FF0) | ((Tmp[nn]>>12) & 0x000F);
= (Tmp[nn] & 0x0F00) | (0x00FF & (Tmp[nn+1]));
= ((Tmp[nn+1]>>4) & 0x0FF0) | ((Tmp[nn+2]>>4) & 0x000F);
= ((Tmp[nn+2]<<8) & 0x0F00) | ((Tmp[nn+2]>>8) & 0x00FF);
nn = nn + 3;
};
// Fix sign of data
for (r = 0; r < ChanPerCard[c]*BlockSize; r++){
if (x[r] > 2047)
dummy[r] = x[r] - 4096;
else
dummy[r] = x[r];
};
r = 0;
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for (v = 0; v < BlockSize; v++){
for (w = Ml[c]; w <= Mu[c]; w++){
X[w][v] = dummy[r];
r++;
};
};

};

float sample;
sample = x[2]*Coeff;

// Complex Baseband
int n, nn;
for (i = 0; i < TotChan; i++){
nn = 0;
for (n = 0; n < BlockSize/2; n = n + 2){
Xe[i][n] = X[i][nn];
Xe[i][n+1] = -X[i][nn+2];
Xo[i][n] = -X[i][nn+1];
Xo[i][n+1] = X[i][nn+3];
nn = nn + 4;
};
};

// FILTER EVEN DATA
for (j=0; j<TotChan; j++){
for (i=0; i<HELENGTH-1; i++){
Xe_Filter[j][i] = Ze[j][i];
}
n = 0;
p = 0;
for (i=HELENGTH-1; i<Halflength+HELENGTH-1; i++){
Xe_Filter[j][i] = Xe[j][n];
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if (i>=Halflength){
Ze[j][p]=Xe[j][n];
p++;
}
n++;
}
}
for (j=0; j<TotChan; j++){
for (i=0; i<Halflength; i++){
Xe[j][i] = 0;
}
}

for (j=0; j<TotChan; j++){
for (n=0; n<BlockSize/2; n++){
for (i=0; i<=HELENGTH-1;i++){
Xe[j][n] = Xe[j][n] + he[i]*Xe_Filter[j][n+HELENGTH-1-i];
}
}
}

// FILTER ODD DATA
for (j=0; j<TotChan; j++){
for (i=0; i<HOLENGTH-1; i++){
Xo_Filter[j][i] = Zo[j][i];
}
n = 0;
p = 0;
for (i=HOLENGTH-1; i<Halflength+HOLENGTH-1; i++){
Xo_Filter[j][i] = Xo[j][n];
if (i>=Halflength){
Zo[j][p]=Xo[j][n];
p++;
}
n++;
}
}
for (j=0; j<TotChan; j++){ // Initialize Q to zero
for (i=0; i<Halflength; i++){
Xo[j][i] = 0;
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}
}
for (j=0; j<TotChan; j++){
for (n=0; n<BlockSize/2; n++){
for (i=0; i<=HOLENGTH-1;i++){
Xo[j][n] = Xo[j][n] + ho[i]*Xo_Filter[j][n+HOLENGTH-1-i];
}
}
}
// Compute mu_x -- There should be another look for STI
for (i=0; i<TotChan; i++){ // mu_x(:,k) = mu_x(:,k) + sum(Xb,2);
for (j=0; j<Halflength; j++){
mu_xe[i] = mu_xe[i] + Xe[i][j];
mu_xo[i] = mu_xo[i] + Xo[i][j];
}
}

// CORRELATION TIME!!!
for (n=0; n<BlockSize/2; n++){// Rxx(:,:,k) = Rxx(:,K;,) + (Xb*Xb’);
for (i=0; i<TotChan; i++){
for (j=0; j<=i; j++){
re[i][j] = re[i][j] + Xe[i][n]*Xe[j][n] + Xo[i][n]*Xo[j][n];
ro[i][j] = ro[i][j] + Xo[i][n]*Xe[j][n] - Xe[i][n]*Xo[j][n];
}
}
}
// Compute mean subtraction term

} // End of J (blocks per sti) for loop

// Multiply by Jinv
for (i=0; i<TotChan; i++){
mu_xe[i] = Jinv*mu_xe[i];
mu_xo[i] = Jinv*mu_xo[i];
}

for (i=0; i<TotChan; i++){

75

for (j=0; j<=i; j++){
Me[i][j] = Me[i][j] + mu_xe[i]*mu_xe[j] + mu_xo[i]*mu_xo[j];
Mo[i][j] = Mo[i][j] + mu_xo[i]*mu_xe[j] - mu_xe[i]*mu_xo[j];
}
}

// Subtract the Mean from the correlations
for (i=0; i<TotChan; i++){
for (j=0; j<TotChan; j++){
re[i][j] = re[i][j]*Ninv - Me[i][j];
ro[i][j] = ro[i][j]*Ninv - Mo[i][j];
}
}

// Invert Matricies (Rxx and Mu)
for (i=0; i<TotChan; i++){
for (j=TotChan-1; j>i; j=j-1){
re[i][j] = re[j][i];
ro[i][j] = -ro[j][i];
Me[i][j] = Me[j][i];
Mo[i][j] = -Mo[j][i];
}
}

//NumWrit = fwrite(re,4,TotChan*TotChan,fpCor);
for(i=0; i<TotChan; i++){
for (j=0; j<TotChan; j++){
fprintf(fpCor, "%.15f",re[i][j]);
}
}

//NumWrit = fwrite(ro,4,TotChan*TotChan,fpCor);
for(i=0; i<TotChan; i++){
for (j=0; j<TotChan; j++){
fprintf(fpCor, "%.15f",ro[i][j]);
}
}

76

} // End of STI for loop

jcltime = time(NULL);
local = localtime(&jcltime);
printf("Local time and date: %s\n", asctime(local));
fclose(fp);
fclose(fpCor);

return 0;
}
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